Product Overview
The Skyworks Si510/511 Crystal Oscillator (XO) leverages advanced DSPLL technology to generate any frequency from 100 kHz to 250 MHz using a single fixed crystal. This IC-based approach enhances reliability, mechanical robustness, and stability while offering superior supply noise rejection for low jitter clock generation in noisy environments. The devices are factory-configurable for various user specifications, including frequency, supply voltage, output format, and stability, with short lead times and no NRE charges.
Product Attributes
- Brand: Skyworks Solutions, Inc.
- Technology: DSPLL
- Certifications: Pb-free, RoHS compliant
- Package Options: 5 x 7 mm, 3.2 x 5 mm, 2.5 x 3.2 mm
- Operation Temperature: 40 to 85 C
Technical Specifications
| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit | Si510 (CMOS) | Si511 (LVDS/LVPECL/HCSL/Dual CMOS) |
| Supply Voltage | VDD | 3.3 V option | 2.97 | 3.3 | 3.63 | V | ✔ | ✔ |
| 2.5 V option | 2.25 | 2.5 | 2.75 | V | ✔ | ✔ | ||
| 1.8 V option | 1.71 | 1.8 | 1.89 | V | ✔ | ✔ | ||
| Supply Current | IDD | CMOS, 100 MHz, single-ended | 21 | 26 | mA | ✔ | ||
| LVDS (output enabled) | 19 | 23 | mA | ✔ | ||||
| LVPECL (output enabled) | 39 | 43 | mA | ✔ | ||||
| HCSL (output enabled) | 41 | 44 | mA | ✔ | ||||
| Tristate (output disabled) | 18 | mA | ✔ | ✔ | ||||
| OE Setting | VIH | See Note | 0.80 x VDD | V | ✔ | ✔ | ||
| VIL | See Note | 0.20 x VDD | V | ✔ | ✔ | |||
| OE Internal Pull-Up/Pull-Down Resistor | RI | 45 | k | ✔ | ✔ | |||
| Nominal Frequency | FO | CMOS, Dual CMOS | 0.1 | 212.5 | MHz | ✔ | ||
| LVDS/LVPECL/HCSL | 0.1 | 250 | MHz | ✔ | ||||
| Total Stability | Grade C | 30 | +30 | ppm | ✔ | ✔ | ||
| Grade B | 50 | +50 | ppm | ✔ | ✔ | |||
| Grade A | 100 | +100 | ppm | ✔ | ✔ | |||
| Temperature Stability | Grade C | 20 | +20 | ppm | ✔ | ✔ | ||
| Grade B | 25 | +25 | ppm | ✔ | ✔ | |||
| Grade A | 50 | +50 | ppm | ✔ | ✔ | |||
| Startup Time | TSU | Minimum VDD until output frequency (FO) within specification | 10 | ms | ✔ | ✔ | ||
| Disable Time | TD | FO 10 MHz | 5 | s | ✔ | ✔ | ||
| FO < 10 MHz | 40 | s | ✔ | ✔ | ||||
| Enable Time | TE | FO 10 MHz | 20 | s | ✔ | ✔ | ||
| FO < 10 MHz | 60 | s | ✔ | ✔ | ||||
| CMOS Output Logic High | VOH | 3.3 V | 0.85 x VDD | V | ✔ | |||
| 2.5 V | 0.85 x VDD | V | ✔ | |||||
| CMOS Output Logic Low | VOL | 3.3 V | 0.15 x VDD | V | ✔ | |||
| 2.5 V | 0.15 x VDD | V | ✔ | |||||
| CMOS Output Rise/Fall Time (20 to 80% VDD) | TR/TF | 0.1 to 212.5 MHz, CL = 15 pF | 0.45 | 0.8 | 1.2 | ns | ✔ | |
| 0.1 to 212.5 MHz, CL = no load | 0.3 | 0.6 | 0.9 | ns | ✔ | |||
| LVPECL Output Rise/Fall Time (20 to 80% VDD) | TR/TF | 100 | 565 | ps | ✔ | |||
| HCSL Output Rise/Fall Time (20 to 80% VDD) | TR/TF | 100 | 470 | ps | ✔ | |||
| LVDS Output Rise/Fall Time (20 to 80% VDD) | TR/TF | 350 | 800 | ps | ✔ | |||
| Duty Cycle | DC | All formats | 48 | 50 | 52 | % | ✔ | ✔ |
| Period Jitter (RMS) | JPRMS | 10k samples | 1.3 | ps | ✔ | |||
| Period Jitter (Pk-Pk) | JPPKPK | 10k samples | 11 | ps | ✔ | |||
| Phase Jitter (RMS) | J | 1.875 MHz to 20 MHz integration bandwidth (brickwall) | 0.31 | 0.5 | ps | ✔ | ||
| 12 kHz to 20 MHz integration bandwidth (brickwall) | 0.8 | 1.0 | ps | ✔ | ||||
| Phase Noise, 156.25 MHz | N | 100 Hz | 86 | dBc/Hz | ✔ | |||
| 1 kHz | 109 | dBc/Hz | ✔ | |||||
| 10 kHz | 116 | dBc/Hz | ✔ | |||||
| 100 kHz | 123 | dBc/Hz | ✔ | |||||
| 1 MHz | 136 | dBc/Hz | ✔ | |||||
| Additive RMS Jitter Due to External Power Supply Noise | JPSR | 10 kHz sinusoidal noise | 3.0 | ps | ✔ |
2411041604_SKYWORKS-510SCB-AAAG_C7024302.pdf
Please Use Our Online Inquiry Contact Form Below If You Have Any Questions, Our Team Will Get Back To You As Soon As Possible